张颖;季鹏飞;江建慧;

• 1:同济大学软件学院

摘要(Abstract)：

片上网络(network-on-chip,NoC)架构凭借可靠性高和可扩展性好等优点,已经越来越多地应用于多核乃至众核系统中。在某些应用场景下,NoC众核系统不适合离线测试,而是需要在系统运行时执行在线测试模式。简述NoC的基本概念,重点综述基于外部测试设备、基于内建自测试和基于软件自测试3种测试方法,分析和总结其各自优缺点,并讨论这些方法应用于众核NoC在线测试中的适用性、挑战及未来研究方向。

关键词(KeyWords)： 片上网络;在线测试;众核系统

Abstract:

Keywords:

基金项目(Foundation): 国家自然科学基金项目(6197031135)

作者(Author): 张颖;季鹏飞;江建慧;

Email:

DOI: 10.13682/j.issn.2095-6533.2020.04.011

参考文献(References)：

• [1] MAGERSHACK P,PAULIN P G.System on chip beyond the nanometer wall[C]//Proceedings of the Design Automation Conference.[S.l.]:IEEE,2003:419-424.DOI:10.1145/775832.775943.
• [2] DALLY W J,TOWLES B.Route packets,not wires:On-chip interconnection networks[C]//Proceedings of the 38th Design Automation Conference.[S.l.]:IEEE,2001:684-689.DOI:10.1145/378239.379048.
• [3] DONGARRA J.Report on the sunway taihuLight system[J].UT EECS Technical Reports,2016:1-24.DOI:10.0000/eecs.utk.edu/601.
• [4] 高明伦,杜高明.NoC:下一代集成电路主流设计技术[J].微电子学,2006,36(4).DOI:10.3969/j.issn.1004-3365.2006.04.019.
• [5] CONSTANTINESCU C.Trends and challenges in VLSI circuit reliability[J].IEEE Micro,2003,23(4):14-19.DOI:10.1109/MM.2003.1225959.
• [6] BORKAR S.Thousand core chips:a technology perspective[C]//Proceedings of 44th ACM/IEEE Design Automation Conference.[S.l.]:ACM,2007:746-749.DOI:10.1109/DAC.2007.375263.
• [7] WILLIAMS M J Y,ANGELL J B.Enhancing testability of large-scale integrated circuits via test points and additional logic[J].Transactions on Computers,1973,C-22(1):46-60.DOI:10.1109/T-C.1973.223600.
• [8] MCCLUSKEY E J.Built-in self-test techniques[J].IEEE Design & Test of Computers,1985,2(2):21-28.DOI:10.1109/MDT.1985.294856.
• [9] COLLET J H,PSARAKIS M,GIZOPOULOS.Chip self-organization and fault tolerance in massively defective multicore arrays[J].Transactions on Dependable and Secure Computing,2011,8(2):207-217.DOI:10.1109/TDSC.2009.53.
• [10] EICHELBERGERE B,WILLIAMS T W.A logic design structure for LSI testability[C]//Proceedings of the 14th Design Automation Conference.[S.l.]:ACM,1977:462-468.DOI:10.5555/800262.80917.
• [11] BUSHNELL M,AGRAWAL V.Essentials of electronic testing for digital[M].[S.l.]:Spring,2002:80-85.
• [12] HERVE M B,COTA E.NoC interconnection functional testing:Using boundary-scan to reduce the overall testing time[C]//Proceedings of the 10th Latin American Test Workshop.[S.l.]:IEEE,2009:1-6.DOI:10.1109/LATW.2009.4813801.
• [13] 谈恩民,李清清.基于TAM分组策略的SoC测试多目标优化设计[J].微电子学与计算机,2013,30(10):69-72.DOI:DOI:10.19304/j.cnki.issn1000-7180.2013.10.018.
• [14] COTA E,KREUTZ M,ZEFERINO C A et al.The impact of NoC reuse on the testing of core-based system[C]//Proceedings of the 21st VLSI Test Symposium.[S.l.]:IEEE,2003:128-133.DOI:10.1109/VTEST.2003.1197643.
• [15] COTA E,LIU C.Constraint-driven test scheduling for NoC-based systems[J].Transactions on Computer-Aided Design of Integrated Circuits and Systems,2006,25(11):2465-2478.DOI:10.1109/TCAD.2006.881331.
• [16] LIU C,COTA E,SHARIF H,et al.Test scheduling for network-on-chip with BIST and precedence constraints[C]//Proceedings of the International Conferce on Test.[S.l.]:IEEE,2004:1369-1378.DOI:10.1109/TEST.2004.1387412.
• [17] COTA E,CARRO F,WAGNER F,et al.Power-aware noc reuse on the testing of core-based systems[C]//Proceedings of International Test Conference.[S.l.]:IEEE,2003:612-621.DOI:10.1109/TEST.2003.1270888.
• [18] AHN J,SUNGHO K.NoC-based SoC test scheduling using ant colony optimization[J].ETRI Journal,2008,30(1):129-140.DOI:10.4218/etrij.08.0107.0090.
• [19] MANNA K,KHAITAN P,CHATTOPADHYAY S,et al.Particle swarm optimization based technique for Network-on-Chip testing[C]//Proceedings of the Third International Conference on Emerging Applications of Information Technology.[S.l.]:IEEE,2012:66-69.DOI:10.1109/EAIT.2012.6407863.
• [20] 胡聪,李智,周甜,等.基于调和距离量子多目标进化算法的NoC测试规划优化[J].南京大学学报(自然科学),2017,53(1):173-183.DOI:10.13232/j.cnki.jnju.2017.01.024.
• [21] RICHTER M,CHAKRABARTY K.Optimization of test pin-count,test scheduling,and test access for NoC-based multicore SoCs[J].IEEE Transactions on Computers,2014,63(3):691-702.DOI:10.1109/TC.2013.82.
• [22] WANG Z,CHAKRABARTY K,WANG S.Integrated LFSR reseeding,test-access optimization,and test scheduling for core-based system-on-chip[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2009,28(8):1251-1264.DOI:10.1109/TCAD.2009.2021731.
• [23] IYENGAR V,CHAKRABARTY K,MARINISSEN E J.On using rectangle packing for SOC wrapper/TAM co-optimization[C]//Proceedings of the 20th IEEE VLSI Test Symposium.[S.l.]:IEEE,2002:253-258.DOI:10.1109/VTS.2002.1011146.
• [24] XIANG D,CHAKRABARTY K,FUJIWARA H.A unified test and fault-tolerant multicast solution for network-on-chip designs[C]//Proceedings of the IEEE International Test Conference.Fort Worth:IEEE,2016:1-9.DOI:10.1109/TEST.2016.7805827.
• [25] 邓立宝.SOC测试时间优化技术研究[D].哈尔滨:哈尔滨工业大学,2012:1-10.DOI:10.7666/d.D242348.
• [26] SCHNURMANN H D,LINDBLOOM E,CARPENTER R G.The weighted random test-pattern generator[J].IEEE Transactions on Computers,1975,C-24(7):695-700.DOI:10.1109/T-C.1975.224290.
• [27] HAMZAOGLU I,PATEL J H.New techniques for deterministic test pattern generation[C]//Proceedings of the 16th IEEE VLSI Test Symposium.[S.l.]:IEEE,1995:446-452.DOI:10.1109/VTEST.1998.670910.
• [28] YI H,KUNDU S.Core Test wrapper design to reduce test application time for modular SoC testing[C]//Proceedings of the IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.[S.l.]:IEEE,2008:412-420.DOI:10.1109/DFT.2008.13.
• [29] STRANO A,GóMEZ C,LUDOVICI D et al.Exploiting network-on-chip structural redundancy for a cooperative and scalable built-in self-test architecture[C]//Proceedings of the 2011 Design,Automation & Test in Europe.[S.l.]:IEEE,2011:1-6.DOI:10.1109/DATE.2011.5763109.
• [30] HERVé M,ALMEIDA P,KASTENSMIDT F L et al.Concurrent test of network-on-chip interconnects and routers[C]//Proceedings of Latin American Test Workshop.[S.l.]:IEEE,2010:1-6.DOI:10.1109/LATW.2010.5550355.
• [31] KAKOEE M R,BERTACCO V,BENINI L.At-speed distributed functional testing to detect logic and delay faults in NoCs[J].IEEE Transactions on Computers,2014,63(3):703-717.DOI:10.1109/TC.2013.202.
• [32] WANG J S,EBRAHIMI M,HUANG L et al.Efficient design-for-test approach for networks-on-chip[J].IEEE Transactions on Computers,2019,68(2):198-213.DOI:10.1109/TC.2018.2865948.
• [33] TUPURI R S,KRISHNAMACHARY A,ABRAHAM J A.Test generation for gigahertz processors using an automatic functional constraint extractor[C]//Proceedings of the 1999 Design Automation Conference (Cat.No.99CH36361).[S.l.]:IEEE,1999:647-652.DOI:10.1109/DAC.1999.782022.
• [34] ZHANG Y,LI H,LI X.Software-based self-testing of processors using expanded instructions[C]//Proceedings of the 19th IEEE Asian Test Symposium.[S.l.]:IEEE,2010:415-420.DOI:10.1109/ATS.2010.77.
• [35] ZHANG Y,LI H,LI X.Automatic test program generation using executing-trace-based constraint extraction for embedded processors[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2013,21(7):1220-1233.DOI:10.1109/TVLSI.2012.2208130.
• [36] DALIRSANI A,IMHOF M E,WUNDERLICH H.Structural software-based self-test of network-on-chip[C]//Proceedings of the IEEE 32nd VLSI Test Symposium (VTS).[S.l.]:IEEE,2014:1-6.DOI:10.1109/VTS.2014.6818754.
• [37] ZHANG Y,CHAKRABARTY H,LI H,et al.Software-based online self-testing of network-on-chip using bounded model checking[C]// Proceedings of the IEEE International Test Conference (ITC).[S.l.]:IEEE,2017:1-10.DOI:10.1109/TEST.2017.8242037.