董嗣万;佟星元;

• 1:西安邮电大学电子工程学院

摘要(Abstract)：

对高速中高精度奈奎斯特采样数模转换器(analog-to-digital converter,ADC)结构进行分类阐述。详细分析逐次逼近型、流水线型、流水线逐次逼近型以及压控振荡器型ADC结构的工作原理、优缺点以及应用范围。通过对近3年的热门研究现状分析和总结,给出4种结构的研究现状、研究趋势和未来发展方向,以期为高速应用背景下ADC结构选取和设计提供一种选择分析思路。

关键词(KeyWords)： 模数转换器;高速中精度;逐次逼近;压控振荡器

Abstract:

Keywords:

基金项目(Foundation): 国家自然科学基金项目(61804124,61674122);; 陕西省教育厅科技专项项目(18JK0703)

作者(Author): 董嗣万;佟星元;

Email:

DOI: 10.13682/j.issn.2095-6533.2020.04.003

参考文献(References)：

• [1] 2020(5G)推进组 IMT.5G概念白皮书[EB/OL].[2020-05-07].https://wenku.baidu.com/view/8a131165c281e53a5802ffbe.html.
• [2] 佟星元.模/数转换器结构设计综述[J].西安邮电大学学报,2013,18(2):75-80.DOI:10.13682/j.issn.2095-6533.2013.02.004.
• [3] 佟星元,位康康.高速逐次逼近模/数转换器结构设计综述[J].西安邮电大学学报,2016,21(2):73-77.DOI:10.13682/j.issn.2095-6533.2016.02.014.
• [4] DEVITHA P S,GEORGEE A.Design of low power high-speed SAR ADC-A review[C]//Proceedings of the 2019 3rd International Conference on Computing Methodologies and Communication (ICCMC),Erode.India:IEEE,2019:864-868.DOI:10.1109/ICCMC.2019.8819791.
• [5] HUANG H,XU H,ELIES B,et al.A non-interleaved 12-b 330-MS/s pipelined-SAR ADC with PVT-stabilized dynamic amplifier achieving sub-1-dB SNDR variation[J].IEEE Journal of Solid-State Circuits 2017,52(12):3235-3247.DOI:10.1109/JSSC.2017.2732731.
• [6] 佟星元,王杰.模拟-时间-数字型ADC结构设计综述[J].西安邮电大学学报,2017,22(1):78-82 DOI:10.13682/j.issn.2095-6533.2017.01.015.
• [7] YOON Y G,PARK S H,CHO S H.A time-based noise shaping analog-to-digital converter using a gated ring oscillator[C]//Proceedings of the /2011 IEEE MTT-S International Microwave Workshop Series on Intelligent Radio for Future Personal Terminals (IMWS-IRFPT),Daejeon:IEEE,2011:1-4.DOI:10.1109/IMWS2.2011.6027172.
• [8] SHEN,Y,XIYUAN T,LINXIAO S,et al.A 10-bit 120-MS/s SAR ADC with reference ripple cancellation technique[J].IEEE Journal of Solid-State Circuits,2019,55(3):680-692.DOI:10.1109/JSSC.2019.2946215.
• [9] HERSHBERG B,VAN LIEMPD B,MARKULIC N,et al.3.6 A 6-to-600MS/s fully dynamic ringamp pipelined ADC with asynchronous event-driven clocking in 16nm[C]//Proceedings of the 2019 IEEE International Solid-State Circuits Conference (ISSCC).USA:IEEE,2019:68-70.DOI:10.1109/ISSCC.2019.8662319.
• [10] MARTENS E,HERSHBERG B ,CRANINCKX J.A 69-dB SNDR 300-MS/s two-time interleaved pipelined SAR ADC in 16-nm CMOS FinFET with capacitive reference stabilization[J].IEEE Journal of Solid-State Circuits,2018,53(4):1161-1171.DOI:10.1109/JSSC.2017.2784762.
• [11] MOON K,JO D,KIM W,et al.A 9.1-ENOB 6-mW 10-bit 500-MS/s pipelined-SAR ADC with current-mode residue processing in 28-nm CMOS[J].IEEE Journal of Solid-State Circuits,2019,54(9):2532-2542.DOI:10.1109/JSSC.2019.2926648.
• [12] BAERT M,DEHAENE W.20.1 A 5GS/s 7.2 ENOB time-interleaved VCO-based ADC achieving 30.5fJ/conv-step[C]//Proceedings of the 2019 IEEE International Solid- State Circuits Conference-(ISSCC).San Francisco:IEEE,2019:328-330.DOI:10.1109/ISSCC.2019.8662412.
• [13] SHIBATA H,TAYLOR G,SCHELL B,et al.An 800 MHz-BW VCO-based continuous-time pipelined ADC with inherent anti-aliasing and on-chip digital reconstruction filter[C]//Proceedings of the 2020 IEEE International Solid- State Circuits Conference (ISSCC).San Francisco:IEEE,2020:259-261.DOI:10.1109/ISSCC19947.2020.9062917.